A configurable analog buffer dedicated to a wafer-scale prototyping platform

Analog Integrated Circuits and Signal Processing, January 2015, Volume 82, Issue 1, pp 57-66.

Nicolas Laflamme-Mayer, Yves Blaquière, Mohamad Sawan.

  1. Department of Electrical Engineering, École Polytechnique Montréal, 2500 Chemin Polytechnique, Montreal, QC, H3T 1J4, Canada and
  2. Department of Computer Science, Université du Québec à Montréal, 201 Avenue du Président-Kennedy, Montreal, QC, H2X 3Y7, Canada and
  3. Polystim Neurotechnologies Laboratory, Department of Electrical Engineering, École Polytechnique Montréal, 2500 Chemin Polytechnique, Montreal, QC, H3T 1J4, Canada

 

Abstract

This paper concerns a novel configurable analog buffer dedicated to a wafer-scale prototyping platform of electronic systems. The proposed architecture uses complementary nMOS and pMOS stage buffers, which are built with modified conventional differential pairs used for maximizing the output voltage swing. This compact analog buffer offers several slew-rate features that range from 66 up to 495 V/µs with a quasi-unity gain and only uses 21 transistors for a total silicon area of 0.001824 mm2. The bandwidth of this proposed buffer can be programmed from 74 up to 194 MHz with response time up to 5.3 ns. This overall configurability allows better power management, reduces the power-supply noise injection within the wafer-scale platform, and diminishes the quiescent current.

 

Go To Journal

 

 

Check Also

Modular Hardware Paths for Scalable Quantum Information Processing

Significance  Image credit: Science. 2025 Dec 4;390(6777):1004-1010. doi: 10.1126/science.adz8659. Reference Awschalom DD, Bernien H, Hanson …