Backend dielectric reliability simulator for microprocessor system

Chang-Chih Chen , Fahad Ahmed, Dae Hyun Kim, Sung Kyu Lim, Linda Milor
Microelectronics Reliability, Volume 52, Issues 9–10, September–October 2012

Abstract

Backend dielectric breakdown is one of the major sources of wearout for microprocessors. We present test data and a methodology to accurately estimate the lifetime for a microprocessor system due to backend dielectric breakdown. Our methodology incorporates activity in the nets surrounding each dielectric segment in the layout, temperature, and all layout spacings among parallel tracks. We analyze several layouts using our methodology and show the impact of backend dielectric wearout on microprocessor system lifetime.

Backend dielectric reliability simulator for microprocessor system

Go to Journal

 

Check Also

Localized physics-informed reduced-order modeling for many-core GPU thermal prediction

Significance  Reference Jiang, L., Liu, Y. & Cheng, MC. Effective thermal modeling for large-scale many-core …