On-chip circuit to monitor long-term NBTI and PBTI degradation

Microelectronics Reliability, Volume 53, Issues 9–11,  2013, Pages 1252-1256.

Keith A. Jenkins, Pong-Fei Lu.

IBM T.J. Watson Research Center, Route 134, Yorktown Heights, NY 10598, USA.

 

Abstract

A circuit for on-chip monitoring bias-temperature instability (BTI) degradation of CMOS devices, which distinguishes between NBTI and PBTI, is described. Intended for long-term monitoring of field-installed systems, the measurements are performed entirely on chip, and reported through digital scan chains. The circuit measures the frequency degradation of conventional inverters, and separately measures the degradation due only to NBTI and only to PBTI. The measurement time is very short compared to off-chip measurements. The operation of the circuit is demonstrated with examples from polysilicon gate technology and high-k/metal-gate technology.

Go To Journal

 

 

Check Also

Localized physics-informed reduced-order modeling for many-core GPU thermal prediction

Significance  Reference Jiang, L., Liu, Y. & Cheng, MC. Effective thermal modeling for large-scale many-core …