Impact of NBTI/PBTIon SRAMs within microprocessor systems: Modeling, simulation, and analysis

Microelectronics Reliability, Volume 53, Issues 9–11, September–November 2013, Pages 1183-1188.

Chang-Chih Chen, Fahad Ahmed, Linda Milor.

School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332, USA.

 

Abstract

A framework is proposed to analyze the impact of negative bias temperature instability (NBTI) and positive bias temperature instability (PBTI) on memories embedded within state-of-art microprocessors. Our methodology finds the detailed electrical stress and temperature of each SRAM cell within a memory, embedded within a system running a variety of standard benchmarks. We study DC noise margins in conventional 6T SRAM cells as a function of NBTI/PBTI degradation and provide insights on memory reliability under realistic use conditions.

Go To Journal

 

Check Also

Localized physics-informed reduced-order modeling for many-core GPU thermal prediction

Significance  Reference Jiang, L., Liu, Y. & Cheng, MC. Effective thermal modeling for large-scale many-core …